Skip to main content

Principal Verification Engineer

CesiumAstroAerospace Engineering
Pay
$165K–$199K
per year
Work mode
On-site
Full Time
Location
Aliso Viejo, CA
Experience
8+ yrs
Bachelor's

Aliso Viejo, CA at a glance

Rent
#2 of 51
$3,200/mo+46% vs US avg
Weather
#17 of 51
366 mild days0 hot · 0 cold
Income tax
#1 of 51
13.3% top rateCalifornia

What you need

  • 10+ yrs ASIC verification experience (8 with MS)
  • BS in CS/EE/CE or related field
  • Expert in SystemVerilog, UVM/OVM/VMM
  • Proficient in pseudo-random & functional coverage
  • Experience with SVA/PSL/OVL assertions

What you'll do

  • Design verification testbench infrastructure & test cases
  • Implement pseudo-random & functional coverage methodologies
  • Develop functional test & verification plans
  • Collaborate with VLSI design team on verification strategies
  • Lead verification for high-speed digital communication SoCs

Please Note: To conform with the United States Government Space Technology Export Regulations, the applicant must be a U.S. citizen, lawful permanent resident of the U.S., conditional resident, asylee or refugee (protected individuals as defined by 8 U.S.C. 1324b(a)(3)), or eligible to obtain the required authorizations from the U.S. Department of State.

This position is with Jariet Technologies, Inc., a subsidiary of CesiumAstro. Jariet is developing breakthrough technologies to permit digital communications technology to be applied at micro/mm-Wave speeds using standard CMOS processes. Jariet is well positioned to provide ASIC products into emerging markets in multi-antenna beamforming communications systems and wireless infrastructure as well as digital deployments into microwave point-to-point links and radar systems. We are actively seeking passionate, collaborative, energetic, and forward-thinking individuals to join our team.


The Design Verification team is growing and has a need for a top talent, principal level, ASIC functional verification engineer. The position may also involve team or project leadership. In this role, you will be responsible for the development of leading edge verification methodologies for complex high speed digital communication SoCs.

JOB DUTIES AND RESPONSIBILITIES

  • Design and implement verification test bench infrastructure and test cases for system, chip and block level verification, using the latest tools and SystemVerilog class libraries such as OVM, UVM, and VMM.
  • Implement Pseudo-random and functional coverage verification methodologies.
  • Develop functional test and verification plans.
  • Work closely with the VLSI Design team to plan and implement design verification strategies.

    • JOB REQUIREMENTS AND MINIMUM QUALIFICATIONS

  • Minimum of 10 years of relevant experience with a Bachelor of Science (BS) degree in Computer Science, Electrical Engineering, or Computer Engineering or related engineering discipline, or a minimum of 8 years of experience with a Masters degree. 
  • Proficiency in Pseudo-random and functional coverage verification methodologies.
  • Strong working knowledge of SystemVerilog and its class libraries such as UVM, OVM or VMM.
  • Experience with SVA, PSL, or OVL assertions.
  • Excellent written and verbal communication skills.

    • PREFERRED EXPERIENCE

  • Formal model checking tools (e.g. Cadence IFV, Jasper).
  • Experience with DSP and digital communications.
    • CesiumAstro considers several factors when extending an offer, including but not limited to, the role and associated responsibilities, a candidate’s work experience, education/training, and key skills.  Full-time employment offers include company stock options and a generous benefits package including health, dental, vision, HSA, FSA, life, disability and retirement plans.  
     
    CesiumAstro is an Equal Opportunity employer.  All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, disability, protected Veteran Status, or any other characteristic protected by applicable federal, state, or local law.
     
    Please note: CesiumAstro does not accept unsolicited resumes from contract agencies or search firms. Any unsolicited resumes submitted to our website or to CesiumAstro team members will be considered property of CesiumAstro, and we will not be obligated to pay any referral fees.

    Optimize your resume for this job

    Get a match score and the keywords you're missing

    Optimize resume

    About CesiumAstro

    CesiumAstro builds multi-beam phased array communication systems for satellites, aircraft, and ground vehicles, providing high-bandwidth data links for defense and commercial missions.

    Company profileWebsite More Aerospace Engineering jobs

    See full Aerospace Engineering compensation at CesiumAstro

    Real salary data from H1B filings, public bands, and verified community submissions.

    Similar Aerospace Engineering roles

    Boeing
    ASIC / FPGA Design Verification Engineer - (Associate or Experienced)
    Los Angeles, CA +1$99K - $133K Full Time
    Aerospace Engineering
    1 month ago
    Neuralink
    Digital Verification Engineer
    South San Francisco, CA$131K - $243K Temporary
    Aerospace Engineering
    1 month ago
    SpaceX
    Sr. ASIC Design Verification Engineer (Silicon Engineering)
    Palo Alto, CA$175K - $280K Full Time
    StarlinkAerospace Engineering
    2 months ago
    All Aerospace Engineering jobs
    Browse more jobs
    Principal Verification Engineer
    $165K–$199K · CesiumAstro
    Apply

    Career Guides

    Careers at Boom: Teams, Pay and How to Get Hired

    Boom Supersonic’s hiring approach centers on exceptional talent, a high bar, and mission‑driven culture. The piece covers compensation, interview loops, geographic footprint, and why only those who thrive on ambiguity and rigor stay.

    100% Top Experience Masking Moderate Difficulty in Unlock Hiring

    Unlock Technologies' hiring funnel uses a seven‑stage process, showing high candidate satisfaction despite low interview volume. The article breaks down the screening steps, candidate preparation tips, and market context driving rigorous hiring in frontier tech.

    The $3,000/year Starlink Mini Pays for Itself After ___

    Australia's CASA launched the AusSORA risk framework on May 11, 2026, replacing ad-hoc BVLOS drone approvals with a structured pathway. This regulatory shift enables scalable autonomous operations for infrastructure, mining, and emergency services by assessing operations on risk merits rather than c

    View all articles →