ASML Is Training EUV Engineers in Tainan. Samsung Is Pulling Them to Texas.

A Dedicated EUV Training Hub Opens in Tainan

ASML is hiring technical trainers for its EUV Training Center in Tainan, Taiwan. The company calls this facility the hub for preparing its own engineers and customer engineers to operate, maintain, and troubleshoot its extreme ultraviolet lithography systems. The job posting, listed on ASML's careers site and multiple job boards, signals that the center is operational and actively scaling its instructor workforce.

The role sits within ASML's Learning and Knowledge Management team and carries a scope that goes well beyond classroom teaching. Trainers deliver instructor-led courses covering system operation, maintenance, adjustments, and troubleshooting diagnostics. They work in cleanroom and laboratory environments, collaborate with training developers in the Netherlands and the US, and feed field issues from Customer Support back into updated curricula. The position requires a bachelor's or master's in a technical field (electrical engineering, mechanical engineering, mechatronics, physics, chemistry, or computer science), and while direct EUV experience is listed as an advantage, it is not mandatory. ASML will train people from field service, system maintenance, process engineering, or semiconductor manufacturing backgrounds.

The Tainan center is not a standalone outpost. ASML's Taiwan operations span Hsinchu, Linkou, Taichung, Tainan, and Kaohsiung, with over 1,600 customer support engineers on the island, most servicing TSMC. The company has operated training centers in Taiwan for both DUV and EUV lithography, but the Tainan EUV facility represents a dedicated investment in the most complex and consequential segment of its product line. Each EUV system costs roughly $200 million and is the single most critical tool in producing the advanced chips that power AI training clusters. The engineers who keep those machines running are, in effect, the bottleneck through which global AI hardware supply flows.

The job listing reveals operational tempo. Trainers work shifts, with evening runs from 16:00 to 01:00 on a quarterly rotation, and should expect roughly two weeks of travel per year for global collaboration. The posting also notes a potential team move from Tainan to Linkou in 2028 or 2029, which suggests ASML views this center as a long-term fixture, not a temporary project.

Zero G Talent's board shows ASML added 62 roles in the past week alone, including an euv training center operations intern in tainan, evidence that the center is still building out its staffing pipeline. For semiconductor engineers weighing their next move, the Tainan center sends a concrete signal: ASML is betting that the hardest part of making more AI chips is not building more fabs. It is training enough people to keep the machines running.

Samsung's Texas Fab Pulls ASML Engineers Across the Pacific

The $17 billion Samsung fabrication plant in Taylor, Texas, has crossed from construction site to active chipmaking facility. The signal isn't the building. It's who's walking through the door: core engineers from ASML Korea, the Dutch company's South Korean unit, have deployed to Taylor for extended on-site stints to install and calibrate EUV lithography tools, DigiTimes reported in June 2026. That migration marks the point where Samsung's U.S. foundry ambitions become an equipment-installation problem, and ASML becomes the bottleneck.

The Taylor fab's trajectory accelerated through a tight sequence of milestones. Samsung held an equipment move-in ceremony on April 24, 2026, with executives including Han Jin-man, Samsung's Foundry Business President, alongside suppliers ASML and Lam Research. ENF Technology began shipping process chemicals on June 2. Samsung confirmed at its SAFE Forum that customer production on its 2nm SF2P process will start in 2027. Each step tightens the window for ASML's engineers to deliver working tools on schedule.

The commercial pressure behind that timeline is specific. Samsung closed a $16.5 billion multi-year foundry deal with Tesla in July 2025 to produce the automaker's next-generation AI6 chips at Taylor. Tesla is simultaneously dual-sourcing the same chip from TSMC in Arizona, which already began 2nm-class volume production in late 2025. Any slip in Samsung's yield or schedule risks pushing Tesla volume to a competitor. The urgency isn't theoretical.

The CHIPS Act subsidy layer adds a second pressure channel. The U.S. government awarded Samsung up to $6.4 billion in funding for its Texas facilities, a figure tied to domestic production timelines. Delays don't just cost Samsung revenue; they put federal money at risk.

Samsung is expected to directly employ around 1,500 workers at Taylor, drawing from local hires and transfers from its existing Austin campus. On top of that, equipment suppliers including ASML, Lam Research, and KLA Corporation are collectively deploying more than 1,500 engineers for tool installation and qualification, according to reports from the Economic Times and Big News Network. Samsung's own job board listed 183 specialized Taylor roles as of April 2026, spanning EUV lithography engineering to cleanroom infrastructure safety. ASML separately posted openings for field service engineers in the Austin area to support the Taylor work.

Samsung's U.S. buildout is pulling EUV-specialized engineers out of Korea and into Central Texas at a scale that matches the tool demand. Each EUV machine requires calibration that only ASML-trained personnel can perform. SK Hynix's $8 billion order for additional ASML EUV tools in March 2026 intensified competition for both equipment and the engineers who install it. Samsung can't afford to wait.

For the U.S. chip-sovereignty agenda, the ASML engineer migration is the real deliverable. The CHIPS Act funds fabs. Fabs need tools. Tools need people who know how to make them work. Taylor's commissioning phase is testing whether the U.S. can actually staff the most advanced chipmaking equipment on its own soil — or whether it will remain dependent on rotating teams of foreign engineers for the critical calibration window. The answer will shape whether the subsidy produces a lasting domestic capability or a one-time construction cycle.

Why Equipment Makers Are the Hidden Workforce Bottleneck

The AI-chip supply chain has a ceiling, and it is not wafer fabrication capacity. TSMC, Samsung, and Intel are expanding fabs at breakneck pace, but the real chokepoint sits one step upstream: the EUV lithography tools that print the patterns, and more precisely, the engineers who install, calibrate, and keep those tools running. ASML is the sole supplier of EUV scanners, and the gap between what the AI industry demands and what the equipment ecosystem can physically deliver is widening.

ASML plans to build at least 60 EUV systems this year, up sharply from 2025, with a path to 80 annually in the next phase. That sounds like a lot until you map it against the buildout. TSMC's Arizona fabs, Intel's expansions in the U.S. and Ireland, and Samsung's Taylor foundry all need EUV capacity to hit high-volume manufacturing targets. Each scanner costs north of $300 million, ships in multiple crates, and requires months of installation and process tuning before it produces a single good wafer. The bottleneck is not the machine itself. It is the people who make the machine productive.

Only five semiconductor manufacturers, TSMC, Samsung, Intel, SK hynix, and Micron, currently operate EUV in high-volume production. Japan's Rapidus consortium is a sixth entrant, having installed an ASML NXE:3800E at its Hokkaido fab with volume production targeted for 2027. Every one of those companies competes for the same thin pool of engineers who understand EUV source physics, reflective mask handling, pellicle integrity, and the stochastic defect management that separates a yielding process from an expensive paperweight.

The demand curve is not linear. The AI chip market is forecast to grow at least tenfold within five to seven years. TSMC already carries a 2nm order backlog extending through 2026. High-bandwidth memory from Samsung, SK hynix, and Micron increasingly relies on EUV for logic and peripheral circuits. Each of those product lines needs more EUV layers per wafer, more scanners per fab, and more field engineers per scanner to maintain throughput. The math compounds faster than ASML's production schedule can match.

This is where the workforce constraint becomes structural, not cyclical. An EUV scanner is not a plug-and-play asset. It consumes several hundred kilowatts per system. Its reflective optical path loses roughly 40% of light energy at each of six mirrors, meaning source power and mirror conditioning directly determine throughput. Photoresist behavior at advanced nodes involves molecular-scale tradeoffs between resolution, line-edge roughness, and sensitivity that no single formulation fully solves. Process control requires monitoring well over 1,000 equipment and process parameters simultaneously. None of this tolerates a learning curve staffed by generalists.

The result is a talent bottleneck that functions as a hard ceiling on AI hardware supply. NVIDIA, AMD, and Intel design the chips. TSMC and Samsung manufacture them. But ASML's ability to deliver, install, and support EUV tools, and the availability of engineers trained to operate them, determines how many advanced wafers actually come off the line. Every month a scanner sits idle waiting for calibration support is a month of AI accelerator production that does not happen.

For engineers tracking where the semiconductor labor market is heading, the signal is clear: the value is shifting from the fab floor to the equipment bay. ASML's own job board reflects the tension, listing roles from NTP Field Applications Engineers in Albany, New York to Machine Learning Scientists in San Diego. These positions sit at the intersection of EUV hardware and AI-driven process optimization. The Tainan training center and Samsung's Texas buildout are not isolated projects. They are two pressure points on the same constrained talent pool, and the AI-chip demand curve is what makes that pool the most valuable — and most contested — workforce in the semiconductor supply chain.

How ASML Retains Talent Against NVIDIA, TSMC, and Intel

ASML's Tainan training center does more than teach customer engineers how to operate EUV lithography tools. It builds a workforce that every major chipmaker wants to hire, and that ASML itself must hold onto. The compensation gap between ASML and its biggest customers tells the story of who holds the stronger position.

The Numbers

Levels.fyi data shows ASML's total compensation ranges from roughly $38,000 for a Financial Analyst in Taiwan to $303,475 for a Sales Engineer in the U.S. The median across all roles sits at $133,369. For the engineering roles most relevant to EUV operations (optical, hardware, controls), pay clusters between $142,000 and $220,000 at senior levels (L7–L9) in the U.S.

In the Netherlands, software engineers earn between $97,200 (L6, entry-level) and $147,000 (L8), with a median package of $115,000. TechPays Netherlands data puts the median software engineer total comp at €98,620. Glassdoor pegs the average ASML engineer monthly pay in the Netherlands at €5,000, though that figure likely blends junior and senior roles and may undercount bonuses and equity.

ASML's equity program uses RSUs on a three-year vesting schedule: 33% per year. That structure is standard for European tech firms and less aggressive than the front-loaded packages some U.S. semiconductor companies offer.

The Poaching Problem

The companies buying ASML's machines are the same ones hiring ASML's people. TSMC, Intel, Samsung, and NVIDIA all need engineers who understand EUV systems, and the fastest way to get them is to recruit from the only company that builds and services those tools.

CNBC reported that ASML is the sole manufacturer of EUV lithography machines, the equipment required to produce the most advanced semiconductors. That monopoly on the tool translates into a monopoly on the talent that knows how to run it. An aieverytime.org analysis framed the tension plainly: without ASML's machines, NVIDIA's next-generation GPUs and Intel's AI accelerators cannot be made — and without ASML's engineers, those machines don't get installed or maintained at the throughput rates fabs demand.

Reddit's r/Semiconductors community reflects the pull. In a thread comparing TSMC and Intel, respondents noted that Intel offers better work culture and long-term career paths in the U.S., while TSMC compensates competitively but carries uncertainty around how its work culture translates to American operations. An operations manager at a semiconductor equipment manufacturer in the category ASML dominates reported $210K in total compensation with 11 years of experience on the U.S. Northeast coast, a figure that sits above ASML's median but within its upper bands.

The retention challenge is real enough that ASML has faced it directly. In one documented case, a former employee in China stole technical data, according to a Straits Times report, a reminder that the talent ASML trains carries knowledge competitors and foreign governments actively seek.

Why Engineers Stay

ASML's counterweight is specialization. An optical engineer or EUV field service technician who has spent years inside ASML's systems has skills that transfer poorly to, say, NVIDIA's software stack or Intel's design teams. The deeper the expertise, the narrower the exit options, and the more an engineer's value compounds inside ASML itself.

The Tainan center reinforces this. By training customer engineers on-site in Taiwan, ASML embeds its own people directly into TSMC's and Samsung's operations. Those engineers build relationships, accumulate fab-specific knowledge, and become harder to replace, both for the customer and for ASML. It's a talent moat that works in both directions: ASML retains people by making them indispensable, and customers depend on ASML because the institutional knowledge lives in ASML-trained staff.

Equity helps, but it's not the main lever. ASML's three-year RSU vesting is steady, not spectacular. The company competes on mission and scarcity: you work on the only machines that make the only chips that matter for AI, and there are only a few thousand people on Earth who know how that works.

What the Hiring Signals Say

Zero G Talent's board lists 62 ASML roles added in the past week, spanning training center operations internships in tainan, optical engineering co-ops in Wilton, Connecticut, and field applications engineering in Albany, New York. The geographic spread across Taiwan, Connecticut, and New York maps directly onto the twin hubs of ASML's strategy: train in Tainan, deploy to U.S. fabs.

For engineers weighing offers, the calculus is this: ASML pays solidly but not lavishly compared to the upper bands at NVIDIA or Intel. What it offers instead is a position at the single chokepoint in the AI hardware supply chain. The compensation is good. The leverage is better.

Export Controls, China Fears, and the Tainan Calculus

The Dutch government's decision to require export licenses for ASML's TWINSCAN NXT:1970i and 1980i DUV immersion lithography systems, announced September 6, 2024, did not make the same headlines as a new EUV breakthrough. But it may matter more for the company's long-term geography than any single machine spec. By taking back licensing authority from Washington for those two DUV models, the Netherlands effectively aligned its own national security apparatus with the U.S. containment framework, closing a gap that had let Chinese fabs keep older-but-capable tools running with Western spare parts and service engineers.

That alignment is the backdrop against which ASML's Tainan EUV training center and Samsung's Taylor fab buildout both have to be read. These are not just capacity plays. They are hedges.

The servicing chokepoint. The September 2024 Dutch controls target not just new equipment sales but maintenance and spare parts for existing installations in China. ASML has installed over 1,000 machines in China since 1988. China accounted for 49% of ASML's lithography revenue in Q2 2024, a stockpiling surge ahead of tightening rules, but by late 2025 that share had dropped to roughly 20% as the U.S. and Dutch regimes harmonized and Chinese fabs lost access to performance-enhancing software updates and high-level service. The December 2024 U.S. rule even set a technical ceiling: ASML cannot provide overlay-accuracy improvements beyond 1% on restricted systems, a "soft-kill" designed to prevent Chinese fabs from squeezing 7nm-class performance out of older DUV hardware.

What Tainan signals. Opening a dedicated EUV training center in Tainan puts ASML's customer-facing engineering hub in close proximity to TSMC's most advanced production floors. That proximity matters for speed (training cycles shrink when engineers can walk from a classroom to a live tool), but it also concentrates ASML's Asia-Pacific talent pipeline in a geography that Washington's strategists watch with a mix of reliance and anxiety. Taiwan produces over 90% of the world's most advanced logic chips. ASML's decision to deepen its footprint there, rather than pull back, is a bet that the concentration of TSMC's EUV capacity is too valuable to diversify away from in the near term, even as cross-strait risk stays elevated.

What Taylor signals. Samsung's Taylor fab, backed by up to $6.4 billion in CHIPS Act direct funding and a $250 million Texas Semiconductor Innovation Fund grant, is explicitly a U.S. national security production site. When ASML engineers ship tools to Taylor and commission them on-site, they operate inside the U.S. defense-industrial perimeter. The CHIPS Act funding terms require that facilities receiving direct federal incentives may not engage in any significant transaction involving the expansion or construction of advanced semiconductor manufacturing capacity in China for 10 years. That legal boundary makes the Taylor buildout the mirror image of the Tainan center: one foot inside the allied supply chain, one foot deliberately outside China's reach.

The hedging logic. ASML's own statements frame the Dutch export controls as a "technical change" with no material 2024 financial impact. But the company's 2025 guidance, total net sales of €30 billion to €35 billion with China at roughly 20%, already bakes in the revenue loss. Its long-term 2030 scenarios, €44 billion to €60 billion, are based on global wafer demand, not any geographic split. That language is deliberate: ASML is telling investors it can absorb the China contraction because AI-driven demand from South Korea, the U.S., and Japan more than compensates. South Korea alone accounted for 40% of ASML's system sales in 2025.

The Tainan center and the Taylor buildout are the physical infrastructure of that message. ASML is training EUV engineers in the geography where the most advanced chips are being made today, and installing tools in the geography where allied governments are paying to make them tomorrow. The Dutch controls on DUV servicing in China make the China side of that equation structurally smaller. The CHIPS Act makes the U.S. side structurally larger. Tainan is ASML's bet that the AI-chip demand wave still runs through Taiwan. Taylor is its bet that Washington will pay to bring some of that wave to Texas.

Both bets could be wrong. A Taiwan Strait crisis would sever the Tainan hub from its customer base overnight. CHIPS Act funding could slow under a future administration. But for now, the EUV-trained engineers flowing through both sites are the human capital of a semiconductor supply chain that is bifurcating along U.S.-China lines — and ASML is positioning itself on both sides of the split.

What Engineers and Operators Should Watch Next

The hiring signals are already public, if you know where to look. ASML's current job board shows roles added in the past seven days that map directly onto the company's two most urgent expansion fronts: the Tainan EUV training center ramp and the U.S. High-NA EUV deployment.

Tainan training center roles. The most telling posting is ASML's own "Internship – EUV Training Center Operations Intern" in Tainan, a role that confirms the facility is moving from construction into active staffing. A separate "EUV Field Service Engineer – Night Shift" listing in Chandler, Arizona, and a "Field Service Engineer" opening in Richardson, Texas, suggest ASML is simultaneously building the instructor pipeline in Taiwan and the field-support backbone for Samsung's Taylor fab. Watch ASML's Tainan postings on the company careers page, since a surge in trainer and curriculum roles means training volume is about to scale.

Samsung Taylor equipment-installation timeline. Samsung held its equipment installation ceremony at the Taylor fab on April 24, with ASML and Lam Research both formally present. The site has started staffing transfers from its Austin campus and plans to be fully operational later this year, with roughly 1,500 direct workers at full buildout. Samsung's own Field Service Engineer demand, with ASML postings in Richardson, Chandler, and Hillsboro, Oregon, tracks with a facility moving from construction into tool-installation phase. When Samsung announces a second Taylor fab or a research-and-design expansion (both planned), expect a second wave of ASML field-support postings in central Texas.

High-NA EUV production ramp. Forbes reported that the semiconductor sector has entered the High-NA EUV era, with ASML's EXE:5200 tools entering production. ASML's "NTP Field Applications Engineer" role in Albany, New York, listed at $87,375–$145,625, and the "Machine Learning Scientist – Physics-Informed" position in San Diego at $135,375–$225,625 both tie directly to next-gen lithography deployment. A TweakTown report confirmed ASML launched its first U.S. High-NA EUV training facility in Phoenix, Arizona, aiming to train over 1,000 engineers annually. Watch for additional High-NA service roles in Phoenix and San Diego as that center fills out its instructor cadre.

What to track this quarter.

• ASML's job board for "Field Service Engineer" and "Field Applications Engineer" postings in Texas, Arizona, and Taiwan: frequency and location tell you which customer sites are ramping.
• Samsung's Taylor site updates: any announcement of a second fab or a research-and-design expansion triggers another equipment-installation hiring cycle.
• ASML training-center postings in Tainan and Phoenix: a spike in trainer, curriculum, and operations roles precedes a proportional increase in field deployments by roughly one to two quarters.
• The U.S. CHIPS Act disbursement schedule: additional disbursements to Samsung or Intel fabs accelerate ASML tool shipments, which directly increases field-service headcount demand.

The talent bottleneck is not coming. It is already here, visible in plain sight on every job board that serves the EUV ecosystem.

Working in frontier tech? Zero G Talent tracks the openings: browse frontier tech jobs, openings at ASML and World Labs, and the people building the field.