Senior Chip Design Engineer, RTL

Senior Chip Design Engineer, RTL at Chipmind. Location: Zurich, Switzerland. Seniority: Senior. Experience: 3+ years. Skills: Register Transfer Level, Artificial Intelligence, Python, Algorithms, Integrated Circuit Design, Machine Learning, VHDL, SystemVerilog, EDA, Open Source Software, Tool Design, Hardware Engineer, Mechanical Engineer.