Skip to main content
aerospace engineering

SpaceX Pays Up to $270,000 for RFIC Engineers. Blue Origin Is Paying $376,844. The Reason Is a 6 Tbps Constellation Nobody Saw Coming.

By John Hugo

TeraWave Changes the Game — and Blue Origin Needs Silicon to Build It

Blue Origin added 117 roles to its careers page in a single week this summer. Buried among them is a PLL IC Design Engineer posting with a base pay range of $230,398 to $322,557, locations in San Diego, the Greater Seattle Area, and the Bay Area, and a job description that reads like a blueprint for the most ambitious satellite constellation since Starlink.

That posting is the first concrete evidence of what TeraWave, Blue Origin's multi-orbit satellite network announced January 21, 2026, actually demands from the ground up. The system stacks 5,280 LEO satellites at Q/V-band frequencies with 128 MEO satellites carrying optical backhaul links. Per-customer speeds hit 144 Gbps via the LEO layer; the MEO backbone scales to 6 Tbps through inter-satellite optical links. Deployment starts Q4 2027, per Blue Origin's FCC filing. Blue Origin's own release calls it "a logical progression" from launch services into advanced communications infrastructure.

The architecture signals a different bet than what dominates the LEO broadband market today. SpaceX's Starlink operates a single-orbit constellation optimized for consumer and small-business subscribers at scale, with more than 5,300 satellites serving over 2.6 million subscribers as of April 2024. Amazon's Kuiper, also LEO-only, plans 3,236 satellites with AWS integration as its core selling point. TeraWave explicitly targets a smaller pool of roughly 100,000 customers with enterprise-grade service-level commitments, symmetrical upload/download speeds, and point-to-point connectivity designed to integrate with existing data center and carrier fiber infrastructure, per the GSMA's summary of the filing.

The dual-orbit split is the technical differentiator. LEO satellites handle the last-mile RF links, with user uplinks and downlinks in Q/V band and gateway links in E band. The MEO layer functions as a high-capacity optical backhaul mesh, moving traffic between ground nodes without requiring a terrestrial relay at every hop. Blue Origin told Via Satellite that TeraWave addresses "customers who were seeking enterprise-grade internet access with higher speeds, symmetrical upload/download speeds, more redundancy, and rapid scalability," positioning the network as backbone infrastructure rather than a consumer ISP.

CEO Dave Limp, who previously led Amazon's devices and services division, and TeraWave SVP Lindo St. Angel, a 15-year Amazon veteran who ran hardware at Lab126, lead the program. It's a leadership team with direct Kuiper adjacency even though the two constellations remain separate companies. The FCC filing requests a waiver for NGSO processing round rules, arguing the system is designed for spectrum sharing and would not preclude other operators in the same band.

Building a 5,400-satellite constellation with Q/V-band RF payloads and optical inter-satellite links demands custom silicon at scale. Beamforming ICs, phase-locked loops, high-speed data converters, and mixed-signal subsystems don't exist off-the-shelf at the power and radiation tolerances space requires. The question is where Blue Origin intends to find the people to design it.

San Diego's RFIC and PLL Roles Appear Overnight

Blue Origin's TeraWave job postings in San Diego read like a wish list from a chip designer who's been given a blank check and a hard deadline. The company's careers board currently lists at least three TeraWave-specific IC design roles anchored in San Diego, and the technical requirements point to the core of what makes the 6 Tbps constellation actually work: beamforming, clocking, and high-speed data conversion at mmWave frequencies.

The flagship role is Principal RFIC/PLL Design Engineer, TeraWave, posted to San Diego (with secondary openings in the Bay Area and Renton, WA). The posting calls for 10+ years of experience designing high-speed PLLs above 20 GHz, with direct work in LO generation at RF and mmWave. Candidates need fluency in CMOS FinFET and SiGe processes, Spectre and AMS simulation flows, and silicon characterization. The base pay range for California applicants is $269,175 to $376,843.95, near the top of the analog-design market for individual contributors and a signal that Blue Origin is competing for senior talent, not entry-level.

A second listing, Principal Analog Mixed-Signal IC Design Engineer (Data Converters), TeraWave, targets the high-speed ADC/DAC blocks that sit between the digital beamforming stack and the RF front end. A third, Sr. Principal ASIC Design Engineer, TeraWave, rounds out the digital ASIC side. Together, the three roles map onto the signal chain of a single TeraWave satellite payload: PLLs and clocking, data conversion, and the digital ASIC that ties it together.

The postings share a hard requirement: U.S. citizenship or permanent residency. That's standard for work touching satellite hardware under ITAR, but it narrows the talent pool fast, especially in a city where defense contractors have already locked up much of the cleared analog workforce.

What's notable is the seniority level. These aren't "build the reference PLL and hand it off" jobs. The principal title, the tape-out ownership, and the mandate to mentor junior engineers signal that Blue Origin is hiring people who will carry the design through silicon bring-up and production yield optimization. That's the kind of hire a company makes when the architecture is settled and the schedule is real.

The listings also reveal the tools and process nodes the team is targeting. CMOS FinFET and SiGe are the two named processes, which puts TeraWave in the same foundry conversation as Starlink's latest silicon. The emphasis on mmWave loop design, including phase noise, jitter, spur profile, and area and power trade-offs, matches what a multi-beam, inter-satellite optical-link constellation needs to keep its links locked.

Why San Diego — and Why Now

Blue Origin's decision to staff its TeraWave constellation from San Diego wasn't arbitrary. The city holds the deepest concentration of RF and mixed-signal design talent in the country, a pool Qualcomm built over decades and that now anchors an entire ecosystem of wireless, defense, and satellite companies competing for the same scarce engineers.

Qualcomm's headquarters in Sorrento Valley employs roughly 13,000 to 14,000 people in the region as of early 2025, accounting for more than half of direct semiconductor employment in the San Diego-Carlsbad metro area. The five-mile radius around its campus contains over 150 wireless technology firms, design houses, and semiconductor IP companies. Skyworks Solutions runs a design center there. Pulse Electronics develops wireless infrastructure and automotive antenna solutions nearby. The density creates a cluster effect that no single employer could replicate alone, producing shared talent pools, informal knowledge transfer, and a concentration of specialized RF skills that Blue Origin is now drawing from directly.

The numbers bear out the competition. A search of current San Diego job postings shows Blue Origin's TeraWave-specific roles (RFIC Design Engineer III, mmWave IC Design Engineer) sitting alongside near-identical listings from Qualcomm, Amazon's Leo satellite program, Marvell, MACOM, Logos Space, and Voyager Technologies. At least 20 companies in the metro area are hiring for RF, analog, or satellite communications roles right now. The demand side of the equation is crowded.

But the supply side is tighter than it looks. San Diego's semiconductor sector cut roughly 1,200 to 1,500 positions from Qualcomm's local operations across 2023 and 2024, and broader semiconductor employment fell an estimated 8 to 10% from its 2022 peak. Those layoffs freed generalist digital design talent and corporate support staff. They did not free senior RFIC designers with mmWave experience or staff-level analog architects. The unemployment rate for senior analog and mixed-signal IC designers in the San Diego MSA sits below 1.2%, per Bureau of Labor Statistics data supplemented by Gartner HR surveys. The ratio of job postings to qualified candidates for senior RF and analog IC design roles exceeded 8:1 as of Q4 2024.

UC San Diego's Jacobs School of Engineering produces roughly 2,100 graduates per year in electrical engineering, computer engineering, and nanoengineering, up 34% since 2019. Local semiconductor employers report that UCSD's output covers only an estimated 35 to 40% of regional industry demand. The rest must come from out-of-state recruiting and international hiring. In some Qualcomm divisions, H-1B visa holders made up 68% of new hires in 2023.

The defense sector adds another layer of demand on the same talent pool. Teledyne Technologies employs approximately 1,800 to 2,200 people across its San Diego divisions, focused on high-reliability semiconductors for aerospace and defense. General Atomics, L3Harris, Honeywell Aerospace, and Silvus Technologies all maintain RF and satellite communications hiring in the metro area. These firms draw from the same analog and mixed-signal engineers that Blue Origin needs for TeraWave's beamforming ICs and phased-array payloads.

San Diego's advantages are real but narrowing. Austin offers a 25 to 30% cost-of-living advantage with no state income tax, and Samsung's $25 billion fab expansion there creates fabrication career paths that San Diego, a fabless design market with no advanced manufacturing facilities, structurally cannot match. The Bay Area competes at the top end with 20 to 35% higher total compensation, and remote work policies mean Bay Area firms now recruit San Diego residents while paying Bay Area salaries. TSMC's Arizona fabs and Intel's expansion in Phoenix pull packaging and process engineers westward.

What keeps San Diego competitive is the thing that's hardest to replicate: the cluster itself. Engineers with 5G mmWave experience in the 24 to 71 GHz range, the exact skill set TeraWave's RFIC and mmWave IC design roles require, are concentrated in Sorrento Valley because that's where Qualcomm put them. Blue Origin's PLL IC Design Engineer posting lists San Diego alongside the Greater Seattle Area and Bay Area as eligible locations, but the technical requirements map directly onto the Qualcomm talent base that already lives there.

What TeraWave Job Postings Reveal About the Architecture

Blue Origin's TeraWave job listings read less like typical aerospace reqs and more like a semiconductor company's hiring plan. The postings for RFIC Design Engineers, PLL IC Design Engineers, and Analog Mixed-Signal IC Design Engineers, all tagged to the TeraWave program, lay out a payload architecture built around custom silicon for beamforming, high-speed data conversion, and phased-array calibration at a scale that explains the 6 Tbps throughput target.

The RFIC Design Engineer listing calls for direct experience with phased array systems and beamforming networks, plus power amplifier design and efficiency optimization. That combination points to a payload where the RF front-end is not assembled from commercial off-the-shelf beamforming chips but designed in-house, likely as application-specific ICs targeting K/Ka-band satellite payloads. Analog Devices has published technical work on highly integrated multibeam beamformers, with 4-beam/4-element devices containing 16 vector modulator channels in a 7 mm × 12.5 mm package, that illustrates the integration level the industry is chasing for exactly this class of application. Blue Origin's decision to hire RFIC designers rather than simply integrating someone else's beamforming IC suggests TeraWave is pushing past what catalog parts can deliver.

The PLL IC Design Engineer posting is the one that tells you TeraWave is a serious communications satellite. Phase-locked loop design at the IC level is clocking infrastructure that keeps data converters, digital signal processors, and frequency synthesizers coherent across a multi-channel phased array. The job description specifically calls for overseeing layout, top-level integration, floorplanning, and verification through tape-out, plus working with validation engineers on test plans and production yield. This is a team building custom PLLs, not selecting them from a vendor's catalog. Texas Instruments' space-grade reference designs for phased array systems, such as the 4T5R transceiver card built around the AFE7950-SP with its six 14-bit, 3 GSPS ADCs and four 14-bit, 12 GSPS DACs, show the component-level complexity involved. Blue Origin is staffing to do equivalent integration at the chip level.

The Analog Mixed-Signal IC Design Engineer role carries the same tape-out and verification language and adds the requirement for understanding digital signal processing integration with RF components. That's the bridge: the analog/RF world of the phased array front-end meeting the digital world of beam steering computation and signal processing. In a digital beamforming architecture, where each antenna element gets its own data converter and time delay is implemented in an FPGA rather than through analog phase shifters, the mixed-signal boundary is where system performance is won or lost. The IEEE paper on iterative beamforming methods for phased array-fed reflectors in 6G direct-to-cell applications notes that as LEO orbital altitude increases, phased array antenna aperture sizes grow and hardware complexity rises sharply. TeraWave's mixed-signal hiring is Blue Origin staffing for exactly that complexity.

What ties the three roles together is the tape-out language. Floorplanning, top-level integration, verification, bring-up, and production yield are semiconductor design-cycle terms, not satellite integration terms. They tell you Blue Origin is fabricating custom chips for TeraWave and running them through a full IC design and production flow, including space qualification of electronic components. The compensation range for the PLL IC Design Engineer signals how badly Blue Origin wants engineers who can take a custom beamforming or data-converter chip from RTL to qualified space-grade silicon.

The architecture these postings describe is a software-defined, digitally beamformed phased array payload with custom RFIC and mixed-signal silicon, a satellite that does for space-based backbone links what a 5G base station does for terrestrial cellular, but with the SWaP-C constraints of a LEO platform where every gram costs roughly $2,600 to launch.

Bezos's Labor-Shock Theory: AI, Automation, and the TeraWave Workforce

Jeff Bezos took the stage at VivaTech in Paris in June 2026 and said something that cut against nearly every headline about artificial intelligence. AI won't make humans redundant, he told the crowd. It will create a labor shortage.

"I know there's a lot of concern that many people have, including many smart people, that AI is going to make humans redundant and so on," Bezos said. "I totally disagree with this point of view. And I think, in fact, AI is going to create a labor shortage."

The timing was awkward. US-based employers announced 97,006 job cuts in May, with AI linked to 40% of them, per outplacement firm Challenger, Gray and Christmas. Amazon itself had trimmed roughly 30,000 corporate roles since late 2025, with CEO Andy Jassy pointing to AI efficiency gains as a driver. A Reuters/Ipsos poll that same month found half of Americans feared AI could put someone in their household out of work.

Bezos's argument was that people have "endless" things to do and that AI lowers the barriers to doing them, and that the constraint has never been demand for human labor but the friction involved in deploying it. Whether you buy that framing or not, Blue Origin's actual hiring behavior tells a more concrete story about what Bezos thinks the bottleneck looks like for his space business.

The company's open positions page lists an Industrial Engineer role for satellite manufacturing that puts the candidate "at the forefront of creating a factory of the future." The job sits inside a manufacturing and supply chain organization that supports all Blue Origin facilities. That language ("factory of the future") is the kind of phrase that usually signals automation investment, not headcount growth.

And yet origin added 117 roles to its careers page in a single week this summer. The TeraWave-specific positions, including PLL IC Design Engineers, mixed-signal roles, and RFIC specialists, are concentrated in San Diego, Seattle, and the Bay Area. These are not factory-floor jobs. They are the engineers who design the chips and payloads that would let a satellite constellation operate with minimal human intervention once deployed.

That combination of aggressive automation rhetoric paired with a surge in highly specialized engineering hires maps onto a specific theory of the labor market. Bezos isn't arguing that AI eliminates the need for workers. He's arguing it shifts the bottleneck to the people who design, build, and maintain the automated systems. The factory runs itself, but someone has to architect the factory. The satellites manage their own beamforming and thermal loads, but someone has to design the ICs that make that possible.

The labor-shortage thesis also connects to something Bezos said at Italian Tech Week in October 2025. He predicted millions of people would be living in space by 2045, with robots handling the dangerous or repetitive work on the moon and beyond. "If you need to do some work on the surface of the moon or anywhere else, we will be able to send robots to do that work and that will be much more cost effective than sending humans," he said. The vision requires exactly the kind of software-defined, autonomously operating satellite infrastructure that TeraWave is designed to provide.

What this means in practice is a workforce strategy that looks contradictory from the outside. Blue Origin is simultaneously investing in AI-driven manufacturing efficiency and hiring aggressively for the specialized engineering roles that such investment demands. The San Diego RFIC push isn't a contradiction of the automation thesis; it's a consequence of it. The harder you push on automating satellite production and in-orbit operations, the more you need people who can design the systems that replace manual processes.

The question for the engineers considering those roles is whether the labor shortage Bezos predicts materializes, or whether the more immediate risk is the one the Challenger, Gray and Christmas data describes, in which AI-linked layoffs keep mounting while the "endless demand for human labor" takes longer to arrive than the pitch suggests.

Who Else Is Hiring — and What They're Paying

Blue Origin isn't the only company pulling RFIC and mixed-signal engineers into the space-telecom orbit. The same talent pool of engineers who can design beamforming front-ends, phase-locked loops, and mm-wave transceivers in advanced CMOS nodes is being hunted by at least three other players, and the competition is reshaping compensation and clearance expectations across the sector.

Amazon Kuiper is the most direct rival. Its "Amazon Leo" satellite program posted a Senior RFIC Design Engineer role in Redmond, WA in mid-2025, with a listed base salary range of $159,200–$215,300. The job description mirrors Blue Origin's TeraWave postings almost line for line: architectural definition of transmit/receive front-ends from data converters through LNAs and PAs, integrated PLLs, mm-wave circuit design in FinFET and SOI processes, and beamforming transceiver experience. Kuiper also runs an RFIC/Communications Systems ASIC internship out of Redmond paying $104,000–$212,200 on an annualized basis, a signal that Amazon is building a pipeline, not just backfilling seats. Both Kuiper roles carry the same export-control citizenship or permanent-resident requirement that Blue Origin imposes, which narrows the eligible pool to U.S. persons and effectively prices out the global RFIC talent market.

SpaceX Starlink has been hiring RF engineers out of its Redmond and Hawthorne campuses for longer than either Blue Origin or Kuiper has had satellite programs at scale. Open listings include a Senior RF Engineer (Starlink) and an RF/Microwave Engineer, Satellites (Starlink), both pointing to the same vertically integrated model where the same team that designs the phased-array payload also validates it on the production floor. SpaceX's broader hiring velocity dwarfs the others: Zero G Talent's board shows 126 SpaceX roles added in the past seven days alone, spanning manufacturing, test, and GNC engineering. The company doesn't always publish salary ranges, but the volume of postings suggests a willingness to absorb talent that might otherwise land at Blue Origin or Kuiper.

SpaceX's current RFIC job postings lay out the pay bands with unusual transparency:

Company / Program Role Location Base Salary Range
Blue Origin TeraWave PLL IC Design Engineer San Diego, Seattle, Bay Area $230,398 – $322,557
Blue Origin TeraWave Principal RFIC/PLL Design Engineer San Diego (also Bay Area, Renton) $269,175 – $376,844
Amazon Kuiper (Leo) Senior RFIC Design Engineer Redmond, WA $159,200 – $215,300
Amazon Kuiper (Leo) RFIC/Communications Systems ASIC Intern Redmond, WA $104,000 – $212,200
SpaceX Starlink RFIC Design Engineer (mid-level) Redmond, WA $122,500 – $170,000
SpaceX Starlink Senior RFIC Design Engineer Hawthorne, Redmond $160,000 – $220,000
SpaceX Starlink Principal RFIC Design Engineer Hawthorne, Redmond up to $270,000
Northwood Space RF Systems / Forward-Deployed RF Engineer Torrance, CA $100,000 – $170,000

Every SpaceX posting includes long-term incentives in the form of stock or options, plus an Employee Stock Purchase Plan. Those with an active security clearance get a 10% differential, up to an additional $15,000 annually, once briefed into a classified program.

Northwood Space represents a different bet. Rather than building satellites, Northwood is building the ground station network that connects to them, and it needs RF systems engineers and forward-deployed RF engineers to make that work across customer missions and hardware configurations. Its recent hiring has leaned more toward security and network engineering, with seven roles added in the past week, several in physical and product security, which suggests the RF buildout is in an earlier phase than what Blue Origin and Kuiper are running.

The clearance landscape shapes every one of these searches. Most of the Starshield-adjacent roles at SpaceX require U.S. citizenship or permanent residency under ITAR regulations, and several postings, including the Principal RFIC Design Engineer, explicitly require an active Top Secret clearance. Blue Origin's TeraWave roles carry the same ITAR restrictions. For engineers coming from Qualcomm or commercial chip design without a clearance, this is the single biggest barrier to entry. The good news: San Diego's defense ecosystem means clearance-holding RF engineers are not hard to find. L3Harris, which employs thousands of cleared RF and microwave engineers across its San Diego campus, is a natural talent pipeline. Piper Companies is currently recruiting RF Field Engineers with Secret clearances in the same zip codes where Blue Origin is hiring.

The practical effect is that cleared candidates command a premium in both starting salary and how fast they get through the hiring process. If you hold an active Secret or Top Secret, say so on the first line of your application.

The net effect is a four-way tug-of-war for a talent pool that was already thin. RFIC design for space-grade beamforming systems requires a rare overlap of mm-wave circuit expertise, mixed-signal verification, and radiation-aware layout, skills that most engineers develop over a decade or more in defense or 5G cellular. San Diego's Qualcomm-trained workforce is the deepest reservoir, but Redmond's cluster of Amazon, SpaceX, and Microsoft quantum-hardware teams is pulling from the same well. Engineers with active clearances and direct experience in phased-array payload design are seeing multiple offers simultaneously, and the companies that can't match on base salary are competing with sign-on grants, RSUs, and the promise of flight hardware.

Zero G Talent's board currently lists 126 SpaceX roles and 117 Blue Origin roles added in the past week alone. The space-RF hiring surge isn't a Blue Origin story; it's an industry-wide scramble, and the engineers who can ship a transceiver from concept to volume production are the bottleneck every constellation program is trying to break through.


Working in space? Zero G Talent tracks the openings: browse space jobs, openings at SpaceX, Blue Origin and Northwood Space, and the people building the field.